PRODUCT DATA SHEET

ISDN S₀ INTERFACE TRANSFORMER

P2880

Features

* Ultra-low profile, 7mm
* Excellent pulse shape
* IEC 950, EN 60950 and EN 41003 certified
* CSA NRTL/C Certificate of Compliance
* BABT Certificate of Recognition
* Vacuum encapsulated

Applications

* Basic Rate ISDN

DESCRIPTION

P2880 is a microprofile transformer for ISDN S₀ applications requiring safety-critical isolation to international standards.

P2880 is designed specifically for S₀ ISDN interfaces complying with CCITT (ITU-T) I.430 Basic Rate requirements (2B + D at 192kbits/s).

P2880 is certified to safety standards IEC 950, EN 60950 and EN 41003 for supplementary insulation, 250V working voltage. P2880 is supported by an IEC CB Test Certificate, CSA Certificate of Compliance and BABT Certificate.

The requirements of I.430 are easily achieved due to propriety construction which yields low leakage inductance and coupling capacitance whilst being fully compliant with international safety requirements.
### Electrical

At $T = 25^\circ C$ and with pins 4 & 5 joined unless otherwise stated. The convention used in this datasheet is that 'primary' windings are on the line side and 'secondary' windings are on the IC side.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Turns ratio</strong></td>
<td>(1-2) : (3-5)+(4-6):</td>
<td>1.97</td>
<td>2.00</td>
<td>2.03</td>
<td></td>
</tr>
<tr>
<td><strong>Primary inductance</strong></td>
<td>3-6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2kHz, 100mV</td>
<td>23</td>
<td>36</td>
<td>-</td>
<td>mH</td>
</tr>
<tr>
<td></td>
<td>10kHz, 100mV</td>
<td>23</td>
<td>32</td>
<td>-</td>
<td>mH</td>
</tr>
<tr>
<td></td>
<td>20kHz, 100mV</td>
<td>22</td>
<td>32</td>
<td>-</td>
<td>mH</td>
</tr>
<tr>
<td><strong>Leakage inductance</strong></td>
<td>3-6 (1 and 2 linked) 10kHz</td>
<td>-</td>
<td>4</td>
<td>10</td>
<td>µH</td>
</tr>
<tr>
<td><strong>Shunt loss</strong></td>
<td>3-6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2kHz 100mV</td>
<td>-</td>
<td>8</td>
<td>-</td>
<td>kΩ</td>
</tr>
<tr>
<td></td>
<td>10kHz 100mV</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>kΩ</td>
</tr>
<tr>
<td><strong>Winding DC resistance</strong></td>
<td>3-6</td>
<td>-</td>
<td>3.6</td>
<td>-</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>1-2</td>
<td>-</td>
<td>4.0</td>
<td>-</td>
<td>Ω</td>
</tr>
<tr>
<td><strong>Parallel capacitance</strong></td>
<td>3-6</td>
<td>-</td>
<td>90</td>
<td>-</td>
<td>pF</td>
</tr>
<tr>
<td></td>
<td>1-2</td>
<td>-</td>
<td>20</td>
<td>-</td>
<td>pF</td>
</tr>
<tr>
<td><strong>Interwinding capacitance</strong></td>
<td>1 &amp; 2 linked to 3, 4, 5, 6 linked</td>
<td>-</td>
<td>30</td>
<td>-</td>
<td>pF</td>
</tr>
<tr>
<td><strong>Voltage isolation</strong></td>
<td>50Hz</td>
<td>2.12</td>
<td>-</td>
<td>-</td>
<td>kVrms</td>
</tr>
<tr>
<td></td>
<td>DC</td>
<td>3.0</td>
<td>-</td>
<td>-</td>
<td>kV</td>
</tr>
<tr>
<td><strong>Operating range:</strong></td>
<td><strong>Functional</strong></td>
<td>0</td>
<td>-</td>
<td>+70</td>
<td>ºC</td>
</tr>
<tr>
<td></td>
<td><strong>Storage</strong></td>
<td>-40</td>
<td>-</td>
<td>+125</td>
<td>ºC</td>
</tr>
</tbody>
</table>
DC Imbalance

If required, P2880 will support a small degree of DC current imbalance between its primary windings, e.g. during phantom powering. DC current imbalance, however, should be limited to 1mA if P2880 is fully to comply with its specification. Fig 1 shows the effect of current imbalance on typical primary inductance.

Input/Output impedance

In the inactive, powered down or binary ONE transmission states the interface point must present a high impedance in accordance with the templates given in I.430 sections 8.5 and 8.6.

Fig 2 shows the typical primary impedance characteristic of P2880 stimulated with 100mVRms sinusoidal from 2kHz to 1MHz across pins 3 and 6 (4 & 5 linked) against the I.430 TE impedance template.

Pulse response

Fig 3 shows the pulse response test circuit.

The schottky diode ensures that the source presents a low impedance for a positive binary ZERO and a high impedance for a binary ONE.

The 62Ù resistor and the winding resistances are transformed into the primary circuit as 62/4 + 4/4 + 3.6 = 20.1Ù, thus satisfying the I.430 requirement for ≥20Ù transmitter output impedance (para 8.5.1.1.(b)).

Pulse characteristics against I.430 pulse masks are given for 50Ù and 400Ù terminations and for 500pF/400pF and 400Ù/400pF loads, figs 4-7. 400pF represents a typical EMC capacitance fitted across the primary in conjunction with a 10 metre (maximum length) connecting cord with maximum permissible capacitance of 350pF (I.430, 8.9(b)). On the 400Ù/400pF combination, the pulse trailing edge decay profile is almost completely determined by the $R_LC_L$ time constant (160ns).
Fig 4  Pulse response $R_L = 50\Omega$, $C_L = 0$

Fig 6  Pulse Response $R_L = 50\Omega$, $C_L = 400\text{pF}$

Fig 5  Pulse response $R_L = 40\Omega$, $C_L = 0$

Fig 7  Pulse Response $R_L = 40\Omega$, $C_L = 400\text{pF}$
Applications vary depending on chipset choice and circuit requirements. A typical line interface will address the following:

1. Input/output high impedance masks which must be satisfied even in the inactive and powered-down mode.
2. Output impedance in binary ZERO state ($\geq 20\Omega$).
3. Pulse performance
4. Longitudinal conversion loss (LCL) and output signal balance (OSB).
5. EMC.
6. Overvoltage protection.

A starting point for a line-interface implementation shown in figure 8.

The current-compensated quad choke is used to achieve satisfactory LCL and OSB performance. The diodes, which must be low capacitance type, provide overvoltage protection. Each path to supply rails is through at least 2 diodes to satisfy the high impedance requirement in the presence of signals.

At the chip RX inputs, 47pF capacitors in conjunction with 10k$\Omega$ (max) series resistance provide attenuation of high frequency noise.

The 33$\Omega$ resistors at the chip TX output set the pulse amplitude in the bus to the correct level and ensure an output impedance at the line of $>20\Omega$. 

![Fig. 8 Typical \( S_0 \) Line Interface](image-url)
CHIPSET COMPATIBILITY

The 2½+½ transformer ratio is suitable for a number of chipsets including:

Siemens PEB 2080
Siemens PEB 2081
Siemens PEB 2085
Siemens PEB 2086
National TP 3420
Mitel MT 8930
AMD AM 79C30A

For chipsets requiring 1½+½ transformer ratio (e.g. Motorola MC145474), ETAL® P2881 is available.

For volume applications, variants can be supplied to satisfy the requirements of any other chipset.

CONSTRUCTION

Dimensions shown are in millimetres (inches).
Geometric centres of outline and pin grid coincide within a tolerance circle of Ø0.6mm.
Recommended PCB hole size Ø0.8mm.
Terminal pins electroplated Sn Pb 60/40 µm min.
SAFETY


ABSOLUTE MAXIMUM RATINGS

(Ratings of components independent of circuit).

Short term isolation voltage (1s) 2.12kVrms 3.0kVDC
Storage temperature -40°C to +125°C
Lead temperature, 10s 260°C

CERTIFICATION

Certified by BSI to IEC 950:1991/A4:1996 (IEC CB Test Certificate No. GB541W) sub-clauses 2.2.2, 2.9.2, 2.9.3, 2.9.4, 2.9.6, 2.9.7, 4.4, 4.4.3.2 (class V-0) and 5.3 for a maximum working voltage of 250Vrms, nominal mains supply voltage not exceeding 300Vrms and a maximum operating temperature of +70°C in Pollution Degree 3 environment, supplementary insulation.


CSA Certificate of Compliance 1107696 (Master Contract 1188107).
Certified by BABT to EN 60950.
BABT Certificate CR/0160.

Additionally, Profec Technologies certifies all transformers as providing voltage isolation of 2.12kVrms, 3kV DC minimum. All shipments are supported by a Certificate of Conformity to current applicable safety standards.

COPYRIGHT

ETAL and P2880 are Trade Marks of Profec Technologies Ltd.
The Trade Mark and Service Mark ETAL are registered at the UK Trade Marks Registry.

Profec Technologies Ltd. is the owner of the design right under the Copyright Designs and Patents Act 1988 and no rights or licences are hereby granted or implied to any third party.

© 1995, 2000 Profec Technologies Ltd.
Reproduction prohibited.